



## Design of a Power Efficient D-Flip Flop using AVL Technique

Suvigya Gupta and Nikhil Saxena

Department of Electronics & Communication, ITM, Gwalior, India  
gupta.suvigya4@gmail.com

---

### ABSTRACT

Power optimization is a very crucial issue in low voltage applications. This paper presents a design of D-Flip flop circuit using AVL techniques for low power operation. It reduces the value of total power dissipation of applying the adaptive voltage level at ground (AVLG) technology in which the ground potential is raised and adaptive voltage level of supply (AVLS) in which supply potential is increased. The main aim of the design is to investigate the power dissipation for D-Flip flop for the proposed design style. The simulation results show there is a significant reduction in power consumption of this proposed cell with the AVL technique. The AVLS technique has less power dissipation 1.13 nW compared to AVLG technique 2.25 nW. The circuit is designed using H-Spice 130nm technology.

**Key words:** DFF, AVL, AVLS, AVLG, H-Spice, TSPC, VLSI

---

### INTRODUCTION

Sequential circuits are the logic circuits whose outputs at any instance of time depend not only on the present inputs but also on the past outputs. Sequential circuits are of two types (i) synchronous or clocked and (ii) asynchronous or un-clocked. The simplest kind of sequential circuit is a memory cell that has two states. It can be either 1 or 0. Such two state sequential circuits are called flip-flops because they flip-from one state to another and then flop back [1].

Flip-flops are used as the memory elements which are the basic building blocks of an IC. They are used in many applications like parallel data storage, shift registers, frequency division and counters, etc. As synchronous flip-flops use a master-clock generator, which generates a periodic train of clock pulses. This leads to huge power consumption of power in synchronous circuits [10]. So, by eliminating the unnecessary switching of the transistors with respect to the clock signal in memory elements we can reduce the power dissipation to a large amount. And also by avoiding un-wanted switching of internal transistors the power can be reduced. The adaptive voltage level Logic is a better way to implement circuits designed for low power applications [19].

Paired rationales has been generally utilized as a part of the electronic field [3]. It is customary and subsequently, more develop than various esteemed rationales. In any case, close by the blasting of the data and electronically industry, the lack of two fold circuits started to develop. It has been somewhat troublesome for a twofold rationale to fulfill requests from chip region, exchanging rate, power dispersal, and different angles all in the meantime [11]. Along these lines, numerous esteemed circuits are turning out to be progressively critical. Advanced circuits in each fast innovation are commonly benchmarked by the execution of static recurrence dividers which is perceived as at figure of merit for an advanced coordinated circuit process, on the grounds that a static recurrence divider uses the same essential flip-flop components found in more mind boggling consecutive circuits. Fast recurrence dividers are one of the key gadgets in estimation types of gear, microwave and satellite correspondence frameworks [12]. Along these lines, numerous diverse rapid static and element recurrence dividers taking into account different sorts of gadget innovation have been produced. Building a low power VLSI frameworks have developed as profoundly popular due to the quickly developing innovations in portable correspondence and calculation. The battery innovation does not propel at the same rate as the microelectronics innovation [18].

There is a restricted measure of force accessible for the portable frameworks. So architects are confronted with more requirements: fast, high throughput, little silicon region, and in the meantime, low power utilization. In this way building low power, superior circuits is of extraordinary hobby [9].




Fig 1D Flip-Flop Symbol

Wide usage of memory stockpiling frameworks and successive rationale in cutting edge hardware triggers an interest for superior and low-zone executions of fundamental memory parts. A standout amongst the most essential state-holding components is the D-Flip-Flop (DFF) [2]. Different DFF circuits were looked into and exhibited in the writing, expecting to accomplish an ideal configuration in terms of deferral, force and zone. Some effective strategies were created and embraced by creators for a mixed bag of innovations [17].

The D flip-failure catches the D's estimation information at an unmistakable bit of the clock cycle, (for example, the rising edge of the clock) [6]. That caught worth turns into the Q yield. At different times, the yield Q does not change. The D flip-failure can be seen as a memory cell, a zero-request hold, or a postponement line [20].

Clock	D	Q <sub>next</sub>
Rising Edge	0	1
Non-Rising	X	Q

'X' denotes a *Don't care* condition, meaning the signal is irrelevant

Reenactment of the locks and flip-failures got by utilizing diverse outline styles makes this investigation more troublesome in attempting to accomplish predictable and equivalent results. There are two noteworthy results created [13]:

- 1) The meaning of the significant arrangement of parameters to be measured furthermore, manages for weighting their significance;
  - 2) An arrangement of pertinent re-enactment conditions, which underscore the parameters of the hobby.
- The re-enactment and enhancement methodology have elite as the essential objective, however, we have likewise paid consideration on the conceivable diminishes in force utilization, given that the impediment in execution is generally forced by the accessible force spending plan [4].

**D- FLIP FLOP USING AVLG TECHNIQUE**

The Fig. 2 shows the basic block diagram of TSPC based D Flip-flop. In AVLG technique, combinations of 1-N-MOS & 2-P-MOS transistors are connected in parallel. So that an input clock pulse is applied at the NMOS of circuit of AVLG and rest of all P-MOS are connected to ground [5].




Fig. 2 Basic TSPC based D Flip-Flop [16]

This AVLG circuit is connected at the ground terminal of conventional one by removing ground. This ground terminal is connected to the AVLG circuit. Fig. 3 shows the circuit diagram of D Flip Flip-flop designed using AVLG technique [7].

**D- FLIP FLOP USING AVLS TECHNIQUE**




Fig. 3 D Flip-flop designed using an AVLG technique [14]




Fig. 4 D Flip-flop designed using AVLS technique [15]

**SIMULATION RESULTS**

Power Dissipation	AVLG Technique	AVLS Technique
	2.25 nwatts	1.13 nwatts




Fig.5

**CONCLUSION**

The D Flip-flop is designed with H-Spice 130nm technology. For low power applications the power reduction technique is done to obtain optimum results. Minimization of power consumption is essential for high performance VLSI systems. The simulation results clearly explain the reduction in the power consumption by incorporating by AVL techniques that is AVLG and AVLS technique. The AVLS technique has less power dissipation 1.13 nwatts compared to AVLG technique 2.25nwatts.

## REFERENCES

- [1] Manisha Sharma, SET D-Flip Flop Design for Portable Applications, *International Conference on Power Electronics (IICPE)*, India, **2011**, 1 – 5.
- [2] Paneti Mohan and PC Praveen Kumar, A Modified D Flip Flop with Deep Submicron Technology for Electronic Systems, *International Journal of Advanced Electrical and Electronics Engineering*, **2013**, 2 (3), 77-82.
- [3] G Noble and SM Sakhivel, A Novel Flip-Flop Design for Low Power Clocking System, *International Conference on Communication and Signal Processing*, **2013**, 627 - 631.
- [4] Dinesh Sale and Ashwani Rana, Conditional Data D FLIP-FLOP Design using Pass Transistors for Low Power Application, *International Journal of Industrial Electronics and Electrical Engineering*, **2014**, 2 (8), 28-30.
- [5] N Nishanth and B Sathyabhama, Design of Low Power Sequential Circuit Using Clocked Pair Shared Flip-Flop, *International Conference on Emerging Trends in Computing, Communication and Nanotechnology*, **2013**, 759 - 763.
- [6] MA Hernandez and ML Aranda, A Clock Gated Pulse-Triggered D Flip-Flop for Low Power High Performance VLSI Synchronous Systems, *Proceedings of the 6<sup>th</sup> International Caribbean Conference on Devices, Circuits and Systems*, Mexico, **2006**, 26-28.
- [7] JS Wang and PH Yang, A Pulse Triggered TSPC FF for High Speed, Low Power VLSI Design Applications, *IEEE International Symposium on Circuits and Systems*, **1998**, 2, 93 - 96.
- [8] J Wang, Chung Chang, Po-Hui Yang, Duo Sheng, Design of a 3-V 300-MHz Low-Power 8-b  $\times$ 8-b Pipelined Multiplier using Pulse-Triggered TSPC Flip Flops, *IEEE Journal of Solid-State Circuits*, **2000**, 35 (5), 583-591.
- [9] A Keshavarzi, K Roy and CF Hawkins, Intrinsic Leakage in Low Power Deep Submicron CMOS Ics, *Proc. Int. Test Conf.*, **1997**, 146– 155.
- [10] SM Kang and Y Leblebici, *CMOS Digital Integrated Circuits Analysis and Design*, 3<sup>rd</sup> Edition, TMH, **2003**.
- [11] JT Kao, Anantha P. Chandrakasan, Dual-Threshold Voltage Techniques for Low-Power Digital Circuits, *IEEE Journal of Solid-State Circuits*, **2000**, 35 (7), 1009- 1018.
- [12] N Sirisantana, L Wei and K Roy, High- Performance, Low-Power CMOS Circuits using Multiple Channel Length and Multiple Oxide Thickness, *Proceedings of the International Computer Design*, IEEE CS Press, **2000**, 227-234.
- [13] Y Taur and TH Ning, *Fundamentals of Modern VLSI Devices*, New York: Cambridge Univ. Press, **1998**, Chapter 2, 94–95.
- [14] H Partovi, R Burd, U Salim, F Weber, L Di Gregorio and D Draper, Flow-Through Latch and Edge-Triggered Flip-Flop Hybrid Elements, *ISSCC Digest Tech. Papers*, **1996**, 138–139.
- [15] D Draper, M Crowley, J Holst, G Favor, A Schoy, J Trull, A Ben Meir, R Khanna, D Wendell, R Krishna, J Nolan, D Mallick, H Partovi, M Roberts, M Johnson and T Lee, Circuit Techniques in a 266-MHz MMX-Enabled Processor, *IEEE Journal of Solid-State Circuits*, **1997**, 32, 1650–1664.
- [16] G Gerosa, S Gary, C Dietz, P Dac, K Hoover, J Alvarez, H Sanchez, P Ippolito, N Tai, S Litch, J Eno, J Golab, N Vanderschaaf and J Kahle, A 2.2 W, 80 MHz Superscalar RISC Microprocessor, *IEEE Journal of Solid-State Circuits*, **1994**, 29, 1440–1452.
- [17] M Shoji, *Theory of CMOS Digital Circuits and Circuit Failures*, Princeton, NJ: Princeton Univ. Press, **1992**.
- [18] U Ko, A Hill and PT Balsara, Design Techniques for High Performance, Energy-Efficient Control Logic, *ISLPED Digest Tech. Papers*, **1996**, 97 - 100.
- [19] C Svensson and J Yuan, Latches and Flip-Flops for Low Power Systems, in *Low Power CMOS Design*, A Chandrakasan and R Brodersen, Eds. Piscataway, NJ: IEEE Press, **1998**, 233–238.
- [20] F Klass, Semi-Dynamic and Dynamic Flip-Flops with Embedded Logic, *Symposium VLSI Circuits, Digest Tech. Papers*, Honolulu, HI, **1998**, 108–109.