European Journal of Advances in Engineering and Technology, 2016, 3(3): 55-59



**Research Article** 

ISSN: 2394 - 658X

# Reduction in Harmonic Contents for Single-Phase Five-Level PWM Inverter

Amit Kumar Sharma<sup>1</sup>, Gaurav Rajoria<sup>2</sup>, Ravinder Singh Chauhan<sup>2</sup> and Sawan Sharma<sup>1</sup>

<sup>1</sup>Department of Electrical Engineering, Govt. Women Engineering College, Ajmer, India <sup>2</sup> Department of Electrical Engineering, Jaipur National University, Jaipur, India amy.sharma@gmail.com

# ABSTRACT

A single-phase five-level PWM inverter is presented to alleviate harmonic components of the output voltage and the load current. Operational principles with switching functions are analyzed. Two reference signals identical to each other with an offset equivalent to the amplitude of the triangular carrier signal were used to generate PWM signals for the switches. The inverter offers much less total harmonic distortion and can operate at near-unity power factor. The proposed system is verified through simulation and is implemented in a prototype.

Key words: Five-Level Inverter, PWM Inverter, THD, Load Currents and Load Voltages

# INTRODUCTION

PWM inverter can control their output voltage and frequency simultaneously. And also they can reduce the harmonic components in load currents. These features have made them power candidate in many industrial applications such as variable speed drives, uninterruptible power supplies, and other power conversion systems. the popular single-phase inverters adopt the full-bridge type using approximate sinusoidal modulation technique as the power circuits. The output voltage of them has three values: zero, positive and negative supply dc voltage levels. Therefore, the harmonic components of their output voltage are determined by the carrier frequency and switching functions. Moreover, the harmonic reduction of them is limited to a certain degree. Under these technical backgrounds, this paper presents a single-phase five level PWM inverter whose output voltage has five values: zero, half and full supply dc voltage levels (positive and negative, respectively), so called a five-level single-phase PWM inverter. The proposed inverter can reduce the harmonic components compared with that of traditional full-bridge three-level PWM inverter under the condition of identical supply dc voltage and switching frequency. Operational principles and switching functions are analyzed.



Fig.1 Configuration of the proposed single-phase five-level PWM inverter

#### THE CONFIGURATION AND OPERATIONAL PRINCIPLE OF PROPOSED INVERTER

Fig. 1 shows a configuration of the proposed single-phase five-level PWM inverter. One switching element and four diodes added in the conventional full-bridge inverter are connected to the center-tap of dc power supply. Proper switching control of the auxiliary switch can generate half level of dc supply voltage. The operation of proposed inverter can be divided into 10 switching states. The additional switch must be properly switched considering the direction of load current. The switching patterns adopted in the proposed inverter are illustrated in Fig. 3, and the output voltage levels according to the switch on off conditions are shown in Table I. Basic principle of the proposed switching strategy is to generate gate signals by comparing the reference signal with the two carrier waves having same frequency and in phase, but different offset voltages. Largely, there are two switching methods according to the output voltage levels. If the required output voltage for a certain load can be produced using only the half of dc bus voltage, only the lower carrier wave is compared with the reference signal the lower dc bus voltage is used to generate the output voltage. Namely, the modulation index is equal or less than 0.5, the behavior of proposed inverter is similar to the conventional full-bridge three-level PWM inverter, and the distribution of harmonic components in output voltage is similar to that of the conventional inverter having the values of two times the modulation index. The mentioned above is the first operational mode. On the other hand, if the required output voltage is increased beyond the modulation index 0.5, it comes into the second mode using the upper bank of capacitor. In this case, the switching function produced by upper carrier wave is prior to that of the lower. According to the amplitude of the voltage reference, the operational interval of each mode varies within a certain period. The modes are separated as

$$\begin{array}{ll} \text{Mode A: } 0 < \text{wt} \leq \theta_1, & \theta_2 < \text{wt} < \pi \\ \text{Mode B: } \theta_1 < \text{wt} \leq \theta_2 \\ \text{Mode C: } \pi < \text{wt} \leq \theta_3, & \theta_4 < \text{wt} < 2\pi \\ \text{Mode D: } \theta_3 < \text{wt} \leq \theta_4 \end{array}$$

$$(1)$$

The phase angle depends on the modulation index. The modulation index  $M_a$  of the proposed five-level PWM inverter is defined as [5]

$$M_a = \frac{A_M}{2A_c}$$
(2)

Where  $A_M$  is peak value of voltage reference  $V_{ref}$ , and  $A_c$  is peak-to-peak value of carrier. When the modulation index is less than 0.5, the phase angle displacement is equal to

$$\theta_1 = \theta_2 = \frac{\pi}{2},$$
  

$$\theta_3 = \theta_4 = \frac{3\pi}{2}$$
(3)

On the other hand, when the modulation index is greater than 0.5, the phase angle displacement is determined by

1 .Ac.

$$\theta_{1} = \sin^{-1}\left(\frac{-\varepsilon}{A_{M}}\right)$$

$$\theta_{2} = \pi - \theta_{1}$$

$$\theta_{3} = \pi + \theta_{1}$$

$$\theta_{4} = 2\pi - \theta_{1}$$
(4)

The control signals are generated by the signals  $C_A$  and  $C_B$  come from the comparators, which compare the respective carrier signals with the voltage reference, the gate signals  $Q_1$ –  $Q_5$  are produced by the phase angle displacement. The switching functions of proposed inverter are then given by the use of logical AND, OR, NOT gates.

$$Q_{1} = C_{A} * P_{2} + C_{B} * P_{4} + C_{B} * P_{6}$$

$$Q_{2} = P_{4} + P_{5} + P_{6}$$

$$Q_{3} = \overline{C_{B}} * P_{2} + \overline{C_{B}} * P_{3} + \overline{C_{A}} * P_{5}$$

$$Q_{4} = P_{1} + P_{2} + P_{3}$$

$$Q_{5} = C_{B} * P_{1} + C_{A} * C_{B} * P_{2} + C_{B} * P_{3} + C_{B} * P_{4} + C_{B} * C_{A} * P_{5} + C_{B} * P_{6}$$
(5)

The harmonic components of output voltages in the proposed and the conventional inverter will be presented in the following. From the two carrier waves and output voltage, the analysis of harmonic components in the proposed inverter can be performed. The output voltage produced by comparisons of the reference signal and two carrier waves can be expressed as

$$V_{o}(\theta) = A_{o} + \sum_{n=1}^{\infty} (A_{n} \cos n\theta + B_{n} \sin n\theta)$$
(6)

If there are P pulses per a quarter period, and it is an odd number, the coefficients  $B_n$  and  $A_0$  would be a zero where is an even number. Therefore, the equation (6) can be rewritten as

$$V_{o}(\theta) = \sum_{n=1,3,\dots}^{\infty} A_{n} \cos n\theta$$
<sup>(i)</sup>

$$A_{n} = -\frac{2V_{dc}}{n\pi} \sum_{m=0}^{P} \sum_{i=1}^{4} [(-1)^{int^{(1)}/2} \sin(n\alpha_{m+i})]$$
(8)

Where m is a pulse number, The Fourier series coefficient of the conventional single-phase full- bridge inverter by sinusoidal PWM is given as  $A_{n} = \frac{4V_{dc}}{2} \sum_{m=1}^{P} \left[ (-1)^{m} \sin(n\alpha_{m}) \right]$ (9)



Output Voltage According to the Switch ON-OFF Condition

Tabla	-1	Switch	On_Off	Condition
rable	-1	Switch	UII-UII	Continuon

Tuble T Switch On On Condition						
On Switches	Node A Voltage	Node B Voltage	Output Voltage (V <sub>AB</sub> - V <sub>o</sub> )			
$Q_{1}, Q_{4}$	$V_d$	0	$+V_d$			
Q5,Q4	$V_{d/2}$	0	$+V_{d/2}$			
$(Q_{3,.}Q_4) OR (Q_{1,}Q_2)$	$O(V_d)$	$0(V_d)$	0			
Q <sub>2</sub> ,Q <sub>5</sub>	0	V <sub>d/2</sub>	-V <sub>d/2</sub>			
Q <sub>2</sub> ,Q <sub>3</sub>	0	$V_d$	-V <sub>d</sub>			

# SIMULATION OF SINGLE-PHASE FIVE-LEVEL PWM INVERTER

Fig. 2 shows the single-phase five-level PWM inverter circuits implemented with MATLAB/SIMULINK (using the Sym Power Systems block set) circuit models work perfectly and may be used in the simulation of power electronics converters for photovoltaic systems



Fig.2 Simulink Model of Single-phase Five-level PWM inverter



Fig.4 Switching Pulse of Single-phase Five-level PWM inverter



**RESULTS AND DISCUSSION** 

Fig.5 Inverter Output Voltage for Single-phase Five-Level PWM Inverter



# CONCLUSION

This paper presents a single-phase five-level PWM inverter to reduce the harmonic components of output voltage and load current. The operational principles and the switching functions are analyzed in detail. It utilizes two carrier signals and one reference signal to generate PWM switching signals. The circuit topology, modulation law, and operational principle of the proposed inverter were analyzed in detail.

### REFERENCES

[1] NS Choi, JG Cho and GH Cho, A General Circuit Topology of Multilevel Inverter, *Proceedings of IEEE Power Electronics Specialists Conference*, Cambridge, MA, **1998**, 96–103.

[2] GS Buja, Optimum Waveforms in PWM Inverters, IEEE Trans on Industrial Application, 1980, IA-16, 830.

[3] GB Kliman and AB Plunkett, Development of a Modulation Strategy for a PWM Inverter Drive, *IEEE Transaction on Industrial Application*, **1979**, IA-15, 72–79.

[4] VG Agelidis, DM Baker, WB Lawrance and CV Nayar, A Multilevel PWM Inverter Topology for Photovoltaic Applications, *Proceedings of IEEE International Symposium on Industrial Electronics*, Portugal, **1997**, 589–594.

[5] M Calais, LJ Borle and VG Agelidis, Analysis of Multicarrier PWM Methods for a Single-Phase Five Level Inverter, *Proceedings of IEEE Power Electronics Specialists Conference*, Canada, **2001**, 1351–1356.

[6] MA Boost and PD Ziogas, Toward a Zero-Output Impedance UPS System, *IEEE Transaction on Industrial Application*, **1989**, 25, 408–418.

[7] T Kawabata, T Miyashita and Y Yamamoto, Dead-Beat Control of Three Phase PWM Inverter, *IEEE Transaction on Power Electronics*, **1990**, **5**, 21-28.

[8] C Hua and RG Hoft, High Performance Dead-Beat Controlled PWM Inverter Using a Current Source Compensator for Nonlinear Loads, *Proceedings of IEEE Power Electronics Specialists Conference*, Spain, **1992**, 443–450.