



Current-Mode DVCCCTA based KHN Filter with Two Capacitors and Two NMOS-Resistors

Tom Taraque Sabbah¹, Tahira Parveen¹ and Parveen Beg²

¹Department of Electronics Engineering, Aligarh Muslim University, Aligarh, India

²Women's Polytechnic, Aligarh Muslim University, Aligarh, India

sabbah3067@gmail.com

ABSTRACT

A current-mode Kerwin-Huelsman-Newcomb (KHN) filter circuit based on differential voltage current-controlled conveyor transconductance amplifier (DVCCCTA) is presented. Second order low pass, high pass and band pass functions are realized. In the proposed circuit, three DVCCCTAs along with two NMOS-resistors and two capacitors are used. 0.25 μ m TSMC technology parameters are used. PSPICE software package is used in the simulation work.

Keywords: Current-mode, KHN, DVCCCTA, PSPICE

INTRODUCTION

Inductor and resistor are two important passive components in electronic circuits. Direct fabrication of these components on monolithic integrated circuits is difficult. Inductors are bulky in size. Large value of resistor is also problematic. So there is a need of circuits which not only perform desired functions but they did not need external passive components like inductors and resistors. This goal can be achieved using active devices. For instance, simulated inductors [1-9] are realized by the use of current conveyors. The current conveyors are active devices.

A circuit can be realized either in voltage-mode [10-12] or current [12-14]. Voltage-mode circuits are associated with some limitations. One of the major limitations is the gain-bandwidth product is constant. More bandwidth means less gain and vice versa. Limited slew rate, restricted dynamic range, inoperability on reduced power supply and high power consumption are some of the other limitations. On the other hand, current-mode circuits have several advantages over voltage-mode. One of the major advantages is the gain-bandwidth product is not constant. We can increase bandwidth without much sacrifice of gain. High slew rate, wide dynamic range and low power consumption are some of the other advantages of current-mode circuits. Current-mode circuits are realized using current conveyors. Current conveyors are considered as current-mode building blocks. So far many current conveyors are reported in the literature. DCCII (differential current conveyor), DVCCTA (differential voltage current conveyor transconductance amplifier), DVCCCTA (differential voltage current-controlled conveyor transconductance amplifier), CBTA (current backward transconductance amplifier), CDTA (current differencing transconductance amplifier), DDCCTA (differential difference current conveyor transconductance amplifier) and DVCC (differential voltage current conveyor) are some of the current conveyors [1, 3-5, 13 and 15-16].

DVCCCTA is a versatile and an important member in the family of current conveyors. Many analogue signal processing circuits are realized using current conveyors. Filters [14-17] are important analogue signal processing circuits. There are a large number of filter circuits in the literature. One of the famous filter is KHN (Kerwin-Huelsman-Newcomb) [15-16]. It is a biquad circuit. In this work, a current-mode KHN multifunctional filter is proposed using DVCCCTA. The proposed circuit has electronically tunability. We can control the bias current and change the intrinsic resistance of the circuit. The KHN circuit in [16] has digitally control variations but it has grounded passive resistors.

In the proposed circuit, there is no passive resistor. The proposed circuit has intrinsic resistances and NMOS-resistors. In this regard the proposed circuit is advantageous.

CIRCUIT DESCRIPTION

Block diagram of DVCCCTA is shown in Fig. 1. The CMOS implementation of DVCCCTA is shown in Fig. 2.




Fig.1 Block diagram of DVCCCTA [4]

The characteristics of DVCCCTA in the matrix representation are given below.

$$\begin{bmatrix} I_{Y1} \\ I_{Y2} \\ V_X \\ I_Z \\ I_O \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 1 & -1 & R_X & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & g_m & 0 \end{bmatrix} \begin{bmatrix} V_{Y1} \\ V_{Y2} \\ I_X \\ V_Z \\ V_O \end{bmatrix}$$

In the above matrix R_X is the intrinsic resistance at node X and g_m is the transconductance from node Z to node O. R_X depends on I_{B1} and g_m is controlled by I_{B2} .




Fig.2 A CMOS model of DVCCCTA of Fig. 1 [4]

Table-1 The Aspect Ratios of Various Transistors of fig.2 as used in the simulation work

Aspect ratio (W(μm)/L(μm))	Transistors
3/0.25	M ₁ , M ₄ , M ₁₁ - M ₁₅ , M ₃₀ - M ₃₁
1/0.25	M ₂ , M ₃ , M ₅ , M ₆ , M ₉
5/0.25	M ₇ -M ₈ , M ₂₀ - M ₂₃ , M ₂₆ , M ₂₈ - M ₂₉
12.5/0.25	M ₁₀
8/0.25	M ₁₆ -M ₁₇
5/0.25	M ₁₈ , M ₁₉
5/0.25	M ₂₄ -M ₂₅
4.35/0.25	M ₂₇

The proposed current-mode KHN is shown in Fig. 3.




Fig. 3 Proposed current-mode KHN

The circuit in Fig. 3 is simulated in PSPICE. 0.25µm TSMC CMOS technology parameters are used. NMOS transistors M₁ and M₂ are used as resistors. When a MOS transistor operates in the triode region, it can be used as resistor ($V_{DS} < (V_{GS} - V_t)$). An additional Z-terminal is used in the DVCCCTA to obtain the required responses.

Analysis of circuit in Fig. 3 gives the following equations.

$$\frac{I_{lp}}{I_{in}} = \frac{\frac{R_1}{C_1 C_2 (R_{x2} + R_2) R_{x1} R_{x3}}}{S^2 + \left(\frac{R_2}{C_1 (R_{x2} + R_2) R_{x1}} \right) S + \frac{R_1}{C_1 C_2 (R_{x2} + R_2) R_{x1} R_{x3}}} \quad (1)$$

$$\frac{I_{hp}}{I_{in}} = \frac{S^2 \frac{R_1 R_2}{R_{x1} R_{x3}}}{S^2 + \left(\frac{R_2}{C_1 (R_{x2} + R_3) R_{x1}} \right) S + \frac{R_1}{C_1 C_2 (R_{x2} + R_2) R_{x1} R_{x3}}} \quad (2)$$

$$\frac{I_{bp}}{I_{in}} = \frac{S \frac{R_1}{C_1 R_{x1} (R_{x2} + R_2)}}{S^2 + \left(\frac{R_2}{C_1 (R_{x2} + R_2) R_{x1}} \right) S + \frac{R_1}{C_1 C_2 (R_{x2} + R_2) R_{x1} R_{x3}}} \quad (3)$$

Eq. (1), Eq. (2), and Eq. (3) represent low pass filter, high pass filter and band pass filter respectively. In these equations, R₁ and R₂ are the resistances of the NMOS transistors M₁ and M₂ respectively. R_{x1}, R_{x2} and R_{x3} are the intrinsic resistances of the DVCCCTA1, DVCCCTA2 and DVCCCTA3 respectively.

SIMULATION WORK, RESULTS AND DISCUSSION

The proposed filter is simulated using .25µm TSMC model parameters. One more Z-node has been added to the CMOS DVCCCTA circuit of Fig. 2. The circuit of Fig. 2 with an additional Z-node is used in the circuit of Fig. 3. The supply voltages are taken as $V_{DD} = -V_{SS} = 1.25V$, $V_{BB} = 0.8V$. The bias current is selected as $I_{B1} = 10\mu A$ and $I_{B2} = 160\mu A$. For M₁ (which represent R₁), $W = 1.5\mu$, $L = .25\mu$ and for M₂ (which represent R₂), $W = 1.25\mu$, $L = .25\mu$. The input current, $I_{in} = 1\mu A$. Fig. 4(a) shows low-pass, high-pass and band-pass responses when $C_1 = C_2 = 100pF$. The simulated frequency (3-dB cutoff) is found to be 601.56KHz for low pass function. The result presented in Fig. 4(b) when $C_1 = C_2 = 50pF$. The simulated frequency (3-dB cutoff) is found to be 1.20MHz for low pass filter. The result presented in Fig. 4(c) when $C_1 = C_2 = 10pF$. The simulated frequency (3-dB cutoff) is found to be 5.97MHz for low pass filter. The parameters used for simulation are listed in appendix.

Appendix

0.25µm TSMC CMOS technology parameters are listed below.

MODEL NAME NMOS (LEVEL = 3 TOX = 5.7E-9 NSUB=1E17 GAMMA= 0.4317311 PHI = 0.7 +VTO = 0.4238252 DELTA=0 UO= 425.6466519 ETA =0 THETA = 0.1754054 KP = 2.501048E-4 +VMAX = 8.287851E4 KAPPA= 0.1686779 RSH= 4.062439E-3 NFS= 1E12 TPG =1 XJ = 3E-7 +LD=3.162278E-11 WD = 1.232881E-8 CGDO = 6.2E-10 CGSO = 6.2E-10 CGBO=1E-10 CJ = 1.81211E-3 +PB = 0.5 MJ = 0.3282553 CJSW = 5.341337E-10 MJSW = 0.5)

MODEL NAME PMOS (LEVEL = 3 TOX = 5.7E-9 NSUB = 1E17 GAMMA = 0.6348369 PHI = 0.7 +VTO= -0.5536085 DELTA = 0 UO = 250 ETA= 0 THETA= 0.1573195 KP = 5.194153E-5 +VMAX = 2.295325E5 KAPPA = 0.7448494 RSH = 30.0776952 NFS= 1E12 TPG = -1 XJ = 2E-7 +LD = 9.968346E-13 WD = 5.475113E-9 CGDO= 6.66E-10 CGSO = 6.66E-10 CGBO = 1E-10 +CJ = 1.893569E-3 PB= 0.9906013 MJ= 0.4664287 CJSW = 3.625544E-10 MJSW = 0.5)




Fig. 4(a) Simulation result of KHN filter [3-dB cutoff of low pass filter is 601.56KHz, 3-dB cutoff of high pass filter is 427.51KHz and 3-dB bandwidth of band pass filter is 345.71KHz]




Fig. 4(b) Simulation result of KHN filter [3-dB cutoff of low pass filter is 1.20MHz, 3-dB cutoff of high pass filter is 854.14KHz and 3-dB bandwidth of band pass filter is 694.12KHz]




Fig. 4(c) Simulation result of KHN filter [3-dB cutoff of low pass filter is 5.97MHz, 3-dB cutoff of high pass filter is 4.24MHz and 3-dB bandwidth of band pass filter is 3.58MHz]

It is clear from simulation results that the filter works in the range of KHz to several MHz. From Fig 4(a) and Fig. 4(c) it is clear as, that when capacitance values go down by a factor of 10, the 3-dB cutoff frequency increases by a factor approximately equal to 10.

CONCLUSION

A current-mode DVCCCTA based KHN filter is presented. Three DVCCCTAs along with two capacitors and two NMOS-resistors were used in the simulation. The filter circuit is simulated in PSPICE using 0.25 μ m TSMC CMOS technology parameters. The filter works in the range of KHz to several MHz. Moreover, the circuit is electronically tunable. Since the circuit has active components and capacitors, it can easily be fabricated on monolithic integrated circuit.

Acknowledgement

The authors acknowledge Department of Electronics Engineering, AMU, Aligarh, India for providing necessary facilities and Council of Scientific & Industrial Research(CSIR), India for furnishing financial support to this research work.

REFERENCES

- [1] B Metin, N Herencsar, J Koton and Jiun-Wei Horng, DCCII-Based Novel Lossless Grounded Inductance Simulators with No Element Matching Constraints, *Radioengineering*, **2014**, 23 (1), 532-539.
- [2] R Jothimurugan, K Suresh, PM Ezhilarasu, K Thamilmaran, Improved Realization of Canonical Chua's Circuit with Synthetic Inductor using Current Feedback Operational Amplifiers, *International Journal of Electronics and Communications*, **2014**, 68(2014), 413-421.
- [3] W Tangsrirat, Floating Simulator with a Single DVCCTA, *Indian Journal of Engineering and Material Sciences*, **2013**, 20, 79-86.
- [4] N Pandey, S Arora, R Takkar and R Pandey, DVCCCTA-Based Implementation of Mutually Coupled Circuit, *ISRN Electronics*, Article ID 303191, **2012**, 1-6.
- [5] UE Ayten, M Sagbas, N Herencsar and J Koton, New Floating General Element Simulators using CBTA, *Radioengineering*, **2012**, 21 (1), 11-19.
- [6] S Minaei and E Yuce, A Simple CMOS-Based Inductor Simulator and Frequency Performance Improvement Techniques, *International Journal of Electronics and Communication*, **2012**, 66(11), 884-891.
- [7] F Kacar and H Kuntman, CFOA-Based Lossless and Lossy Inductance Simulators, *Radioengineering*, **2011**, 20 (3), 627-631.
- [8] E Yuce and S Minaei, Novel Floating Simulated Inductors with Wider Operating-Frequency Ranges, *Microelectronics Journal*, **2009**, 40, 928-938.
- [9] E Yuce, On the Realization of the Floating Simulators using Only Grounded Passive Components, *Analog Integrated Circuits and Signal Processing*, **2006**, 49, 161-166.
- [10] SS Rajput and SS Jamuar, Low Voltage Analog Circuit Design Techniques, *IEEE Circuit and System Magazine*, **2002**, 2 (1), 24-42.
- [11] Jiun-Wei Horng, New Configuration for Realizing Universal Voltage-Mode Filter Using Two Current Feedback Amplifiers, *IEEE Transactions on Instrumentation and Measurement*, **2000**, 49 (5), 1043-1045.
- [12] A Fabre, O Saaid, F Wiest and C Boucheron, High Frequency Applications Based on a New Current Controlled Conveyor, *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, **1996**, 43, 82 – 91.
- [13] S Chaudhary, VK Nirmala, S Singh, P Punia and D Kumar, Design of Current Mode Signal Processing Circuit using Current Differencing Transconductance Amplifier, *European Journal of Advances in Engineering and Technology*, **2015**, 2(8), 21-43.
- [14] A Fabre, O Saaid, F Wiest and C Boucheron, High Frequency High Q-BiCMOS Current Mode Band Pass Filter and Mobile Communication Application, *IEEE Journal of Solid-State Circuits*, **1998**, 33 (4), 614-625.
- [15] NA Khalil, RF Ahmed, RA Abulsoud and AM Soliman, Realization of KHN and TT Filters using DDCCTA Block, *World Engineering & Applied Sciences Journal*, **2016**, 7 (2), 114-123.
- [16] B Arif, Mohd. U Ismail, A Imran, DVCC Based K.H.N Biquadratic Analog Filter with Digitally Controlled Variations, *American Journal of Electrical and Electronic Engineering*, **2014**, 2 (6), 159-164
- [17] M Kumar, MC Srivastava and U Kumar, Current Conveyor Based Multifunctional Filter, *International Journal of Computer Science and Information Security*, **2010**, 7 (2), 104-107.